filipriec/FPGA---VHDL
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
3e2b49671e54ebd63b145bdf694b9b619e603140
FPGA---VHDL/project_7/project_5.srcs/sources_1/new
History
filipriec skolsky PC 3e2b49671e working buttons and DIN to control display
2026-03-23 17:22:08 +01:00
..
counter_2bit.vhd
workinghod 6 a hod7
2026-03-23 16:43:42 +01:00
counter_hour_tens.vhd
workinghod 6 a hod7
2026-03-23 16:43:42 +01:00
counter_minute_tens.vhd
workinghod 6 a hod7
2026-03-23 16:43:42 +01:00
counter_ones.vhd
workinghod 6 a hod7
2026-03-23 16:43:42 +01:00
counter.vhd
working buttons and DIN to control display
2026-03-23 17:22:08 +01:00
dec2.vhd
workinghod 6 a hod7
2026-03-23 16:43:42 +01:00
decoder_bottom.vhd
workinghod 6 a hod7
2026-03-23 16:43:42 +01:00
divider_400Hz.vhd
workinghod 6 a hod7
2026-03-23 16:43:42 +01:00
divider.vhd
workinghod 6 a hod7
2026-03-23 16:43:42 +01:00
mux.vhd
workinghod 6 a hod7
2026-03-23 16:43:42 +01:00
top_modul.vhd
working buttons and DIN to control display
2026-03-23 17:22:08 +01:00