filipriec/FPGA---VHDL
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

alarm

Browse Source
This commit is contained in:
Filipriec
2026-04-20 17:17:13 +02:00
parent 67fb969151
commit 41f88a7072
3 changed files with 110 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

34
project_7/project_5.srcs/sources_1/new/clock_logic.vhd
View File

@@ -32,7 +32,8 @@ end clock_logic;
architecture Behavioral of clock_logic is
component counter is
-- TODO CHECK AGAINST COUNTER.VHD IF NEEDED
component counter is
Generic ( MAX_LIMIT : STD_LOGIC_VECTOR(3 downto 0) := "1001" ); -- Default to 9
Port ( CLK : in STD_LOGIC;
CE : in STD_LOGIC;
@@ -43,8 +44,8 @@ architecture Behavioral of clock_logic is
COUNT_OUT : out STD_LOGIC_VECTOR (3 downto 0));
end component;
-- Internal signals to connect the counters
signal sig_s_units, sig_s_tens : std_logic_vector(3 downto 0);
-- Internal signals to connect the counters
signal sig_s_units, sig_s_tens : std_logic_vector(3 downto 0);
signal sig_m_units, sig_m_tens : std_logic_vector(3 downto 0);
signal sig_h_units, sig_h_tens : std_logic_vector(3 downto 0);
-- Carry signals (TC)
@@ -84,18 +85,26 @@ begin
U_CNT_SEC_UNITS : counter
generic map ( MAX_LIMIT => "1001" ) -- do 9
port map (
CLK => CLK, RST => RST, CE => CE_1HZ,
PE => '0', DIN => "0000", -- Seconds usually don't need manual load
TC => tc_su, COUNT_OUT => sig_s_units
CLK => CLK,
RST => RST,
CE => CE_1HZ,
PE => '0',
DIN => "0000", -- Seconds usually don't need manual load
TC => tc_su,
COUNT_OUT => sig_s_units
);
-- SECONDS TENS (0-5) - Triggered when Sec Units reach 9
U_CNT_SEC_TENS : counter
generic map ( MAX_LIMIT => "0101" ) -- do 5
port map (
CLK => CLK, RST => RST, CE => tc_su,
PE => '0', DIN => "0000",
TC => tc_st, COUNT_OUT => sig_s_tens
CLK => CLK,
RST => RST,
CE => tc_su,
PE => '0',
DIN => "0000",
TC => tc_st,
COUNT_OUT => sig_s_tens
);
-------------------------------------------------------
@@ -134,8 +143,15 @@ begin
begin
if RST = '1' then
hour_reset <= '1';
-- TICK: If clock is at 23:59:59 and the minutes tick over
elsif (sig_h_tens = "0010" and sig_h_units = "0011" and tc_mt = '1') then
hour_reset <= '1';
-- LOAD PROTECTION: If current value is 24:XX or higher
-- This part works even if tc_mt is '0' (for the alarm)
elsif (sig_h_tens = "0010" and sig_h_units >= "0100") then
hour_reset <= '1';
elsif (sig_h_tens > "0010") then
hour_reset <= '1';
else
hour_reset <= '0';
end if;