Priec
|
110ddc0dcf
|
working, overhead is down a bit
|
2025-11-19 17:50:33 +01:00 |
|
Priec
|
0cd40eb5e2
|
uart rx working fully
|
2025-11-19 15:59:14 +01:00 |
|
Priec
|
46486a6e74
|
working data catch
|
2025-11-19 14:51:42 +01:00 |
|
Priec
|
89ee552da3
|
working only at 600 baud, we are reading data of the pin in the interrupt
|
2025-11-19 14:41:39 +01:00 |
|
Priec
|
28d041873c
|
starting fresh again 1d rx bez dma
|
2025-11-19 13:03:28 +01:00 |
|
Priec
|
2ef75c319d
|
working buffer transfer, lets build from in here
|
2025-11-19 12:56:47 +01:00 |
|
Priec
|
da2f011682
|
1d needs to be builded again from scratch
|
2025-11-19 12:51:45 +01:00 |
|
Priec
|
9c26a0ca81
|
not working interrupt via tim7 to read data
|
2025-11-19 11:57:28 +01:00 |
|
Priec
|
7a8a308620
|
now im reading proper buffer
|
2025-11-18 23:23:33 +01:00 |
|
Priec
|
516309aed2
|
proper printing of the pipe_int tx_pipe
|
2025-11-18 22:56:28 +01:00 |
|
Filipriec
|
45df1e87e4
|
testing, not owrking 1d yet
|
2025-11-18 19:39:51 +01:00 |
|
Filipriec
|
0a0ff0f38a
|
debugging more
|
2025-11-18 16:55:42 +01:00 |
|
Filipriec
|
1909497403
|
hopefuly working CPU transfer to bsrr
|
2025-11-18 13:36:07 +01:00 |
|
Priec
|
c0bc36bec2
|
rx bez dma ready for testing
|
2025-11-18 10:12:02 +01:00 |
|