Logo
Explore Help
Sign In
filipriec/FPGA---VHDL
1
0
Fork 0
You've already forked FPGA---VHDL
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
12 Commits 2 Branches 2 Tags
v1.0.0
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
filipriec skolsky PC 23eb5ae24c its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
project_1
working z predoslych hodin
2026-03-09 14:04:31 +01:00
project_2
working z predoslych hodin
2026-03-09 14:04:31 +01:00
project_3_nzio
working z predoslych hodin
2026-03-09 14:04:31 +01:00
project_4
nakreslene zadanie
2026-03-09 14:05:17 +01:00
project_5
hotovy priklad 5 funguje uplne bez problemov
2026-03-09 17:03:42 +01:00
project_6
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00
project_7
its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
project_7_hodiny/project_6.srcs
clock
2026-03-23 14:04:42 +01:00
.gitignore
working z predoslych hodin
2026-03-09 14:04:31 +01:00
Description
To co sme robili v skole
2.8 MiB
Languages
VHDL 52.4%
Tcl 42.4%
Mermaid 5.2%
Powered by Gitea Version: 1.24.5 Page: 102ms Template: 8ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API