Logo
Explore Help
Sign In
filipriec/FPGA---VHDL
1
0
Fork 0
You've already forked FPGA---VHDL
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
23eb5ae24c3390a0752507b8eab35533e0c6b57e
FPGA---VHDL/project_7/project_5.srcs/sources_1/new
History
filipriec skolsky PC 23eb5ae24c its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
..
clock_logic.vhd
its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
counter_2bit.vhd
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00
counter_hour_tens.vhd
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00
counter_minute_tens.vhd
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00
counter_ones.vhd
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00
counter.vhd
its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
dec2.vhd
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00
decoder_bottom.vhd
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00
display_drive.vhd
its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
divider_400Hz.vhd
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00
divider.vhd
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00
mux.vhd
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00
top_modul.vhd
its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
Powered by Gitea Version: 1.24.5 Page: 60ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API