This website requires JavaScript.
Explore
Help
Sign In
filipriec
/
FPGA---VHDL
Watch
1
Star
0
Fork
0
You've already forked FPGA---VHDL
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
12
Commits
2
Branches
2
Tags
23eb5ae24c3390a0752507b8eab35533e0c6b57e
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
filipriec skolsky PC
23eb5ae24c
its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
project_1
…
project_2
…
project_3_nzio
…
project_4
…
project_5
hotovy priklad 5 funguje uplne bez problemov
2026-03-09 17:03:42 +01:00
project_6
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00
project_7
its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
project_7_hodiny
/project_6.srcs
clock
2026-03-23 14:04:42 +01:00
.gitignore
…
Description
To co sme robili v skole
2.8
MiB
Languages
VHDL
53.2%
Tcl
41.7%
Mermaid
5.1%
