filipriec/FPGA---VHDL
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
dd7d0831123a6a5799cffb36f209f8e4ab7c7472
FPGA---VHDL/project_7_hodiny/project_6.srcs/sources_1/new
History
Filipriec dd7d083112 clock
2026-03-23 14:04:42 +01:00
..
counters_hours
clock
2026-03-23 14:04:42 +01:00
counter_2bit.vhd
clock
2026-03-23 14:04:42 +01:00
dec2.vhd
clock
2026-03-23 14:04:42 +01:00
decoder_bottom.vhd
clock
2026-03-23 14:04:42 +01:00
divider_400Hz.vhd
clock
2026-03-23 14:04:42 +01:00
divider.vhd
clock
2026-03-23 14:04:42 +01:00
mux.vhd
clock
2026-03-23 14:04:42 +01:00
top_modul.vhd
clock
2026-03-23 14:04:42 +01:00