This website requires JavaScript.
Explore
Help
Sign In
filipriec
/
FPGA---VHDL
Watch
1
Star
0
Fork
0
You've already forked FPGA---VHDL
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
67fb96915176d822b330bb340d187229d2535e48
FPGA---VHDL
/
project_7
History
filipriec skolsky PC
23eb5ae24c
its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
..
project_5.srcs
its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
project_5.xpr
its now working perfectly well with HH:MM and MM:SS to switch between them via button
2026-04-13 17:29:48 +02:00
zadanie.jpg
workinghod 6 a hod7
2026-04-13 12:33:42 +02:00