filipriec/FPGA---VHDL
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

hotovy priklad 5 funguje uplne bez problemov

Browse Source
This commit is contained in:
filipriec skolsky PC
2026-03-09 17:03:42 +01:00
parent db3b8977bf
commit a87a3896cc
6 changed files with 343 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
project_5/project_5.srcs/sources_1/new/decoder_bottom.vhd
View File

@@ -34,17 +34,17 @@ use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity decoder_an is
Port ( SEL : in STD_LOGIC_VECTOR (1 downto 0);
ANODES : in STD_LOGIC_VECTOR (3 downto 0));
ANODES : out STD_LOGIC_VECTOR (3 downto 0));
end decoder_an;
architecture Behavioral of decoder_an is
begin
with SEL select
ANODES <= "1000" when "00",
"0100" when "01",
"0010" when "10",
"0001" when "11",
"0000" when others;
ANODES <= "1110" when "00",
"1101" when "01",
"1011" when "10",
"0111" when "11",
"1111" when others;
end Behavioral;